FORM PTO-1449 U.S. Department of Commerce Patent and Trademark Office					Attorney Docket Number 5646-113			Serial No. 10/648,090		
LIST		CUMENTS CITEI		ANT						
(Use several sheets if necessary)					Applicants: Declan McDonagh et al.					
					Filing Date:	Group 2816				
TATIFICA		U. S. P.	ATENTS & P.	ATENT APPL	ICATION PUBL	ICATIONS				
Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date if Appropriate		
W	1	6,539,072	03-25-03	Donnelly et al.		375	371			
<u>"</u>	2	6,125,157	09-26-00	Donnelly et al.		375	371			
W/	3	5,614,855	03-25-97	Lee et al.		327	158			
2	4	5,485,490	5,485,490	Leung et al.		375	371			
	+	3,000								
	1									
	+-									
	-									
	 			\	<u> </u>					
	-	 								
	+	 		1/						
	_		 							
. <u></u>			1 7	1						
		<u></u>	FORE	IGN PATENT	DOCUMENTS					
	Document Number Date			Country	Class	Subclass	Translation Yes No			
- 	_									
	+-						<u> </u>			
		OTHER DO	CUMENTS (Including Aut	hor, Title, Date, I	Pertinent Pag	es, Etc.)			
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages Lee et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Mega of Solid-State Circuits, Vol. 29, No. 12, December 1994, pp. 1491-1496							gabyte/s DRAN	1," IEEE Journal		
of Solid-State Circuits, Vol. 25, No. 12, December 17										
					$\overline{}$,		

EXAMINER *EXAMINER DATE CONSIDERED

Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 U.S. Department of Commerce Patent and Trademark Office					Attorney Docket Number 5646-113			Serial No. 10/648,090	
LIST	OF DC	CUMENTS CITE	D BY APPLIC						
OIPE	OLP (Use several sheets if necessary)								
						Applicants: Declan McDonagh et al.			
U. S. PATENTS & PATENT APPLI				Filing Date: August 26, 2003			Group 2816		
U. S. PATENTS & PATENT APPLICATION PUBLICATIONS									
Examiner Initial		Document Number Date		N	ame	Class	Subclass	Filing Date if Appropriate	
						/			
					/				
					\bigvee				
				/	-\				
					$\overline{}$				
		-			$\overline{}$				
			FOREI	GN PATENT I	OOCUMENTS				
		Document Number	Date	Co	untry	Class	Subclass	Translation Yes No	
				$\downarrow \downarrow \downarrow$					
								,	
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)									
M	1	IDT Clock Management Products Family, 8/2002, Admitted Prior Art, 4 pages							
	ļ								
L									

EXAMINER *EXAMINER

DATE CONSIDERED

8/20/a/g

Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

	Pate	U.S. Department on the and Trademark OCCUMENTS CITE	Office	Attorney Docket Number 5646-113			Serial No. To Be Assigned		
LIST OF DOCUMENTS CITED BY APPLICANT								10/648,090	
	(U:	se several sheets if	necessary)	Applicants: Declan McDonagh et al.					
1				Filing Date: Concurrently Herewith			Group 286		
U. S. PATENTS & PATENT APPLICATION PUBLICATIONS									
Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date if Appropriate	
N/	1	6,597,212	7/22/03	Wang et al.		327	117		
W	2	6,525,584	2/25/03	Seo et al.		327	276		
1	3 6,509		1/21/03	Buchwald et al.		327	248		
	4	6,466,098	10/15/02	Pickering		331	25		
	5	6,433,645	8/13/02	Mann et al.		331	18		
	6	6,388,478	5/14/02	Mann		327	113		
	7	6,384,653	5/7/02	Broome		327	247		
	8	6,359,486	3/19/02	Chen		327	231		
	9	6,329,859	12/11/01	Wu		327	291		
	10	6,271,702	8/7/01	Stansell		327	295		
M	M 11 6,111,445 8/29/00 Zerbe et al.		Zerbe et al.		327	231			
					<u>] </u>	<u> </u>			
			FORE	IGN PATENT	DOCUMENTS	<u> </u>			
		Document Number	Date	Country		Class	Subclass	Translation Yes No	
			1						
	<u></u>	<u></u>	<u> </u>		\				
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)									
	12	Rabaey, Jan M., "Synchronization at the System Level," Digital Integrated Circuits, A Design Perspective, Prentice-Hall, Inc., pp. 540-543 NO の母長 は PAIV () かる							
M	W 13 "High Speed Multi-Phase PLL Clock Buffer," Cypress Semiconductor Corporation, Revised July 25, 2003, 14 pages							vised July 25,	

EXAMINER *EXAMINER

2000

DATE CONSIDERED

8/30/04

Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.